Attorney's Docket No.: 10559-310US1 /INTEL P9631 PECEIVED Section 2100



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Gilbert Wolrich et al.

Art Unit : 2183

Assignee : Intel Corporation

Examiner:

Serial No.: 10/070,091

Filed

: February 27, 2002

Title

: REGISTER SET USED IN MULTITHREADED PARALLEL PROCESSOR

ARCHITECTURE

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

PRELIMINARY AMENDMENT

Prior to examination, please amend the application as indicated on the following pages.

CERTIFICATE OF MAILING BY FIRST CLASS MAIL

I hereby certify under 37 CFR §1.8(a) that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

	January 12, 2004
Date of Deposit	Δ .
	Darlene J. Morin
Signature	
	Darlene J. Morin
Typed or Printed	Name of Person Signing Certificate